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Abstract— We present a data-calibrated compact model of 
carbon nanotube (CNT) field-effect transistors (CNFETs) 
including contact resistance, direct source-to-drain and band-to-
band tunneling currents. The model captures the effects of 
dimensional scaling and performance degradations due to 
parasitic effects and is used to study the trade-offs between the 
drive current and leakage current of CNFETs according to the 
selection of CNT diameter, CNT density, contact length, and gate 
length for a target contacted gate pitch. We describe a co-
optimization study of CNFET device parameters near the limits of 
scaling with physical insight, and project the CNFET performance 
at the 5-nm technology node with an estimated contacted gate 
pitch of 31 nm. Based on the analysis including parasitic resistance, 
capacitance, and tunneling leakage current, a CNT density of 180 
CNTs/μm will enable CNFET technology to meet the ITRS target 
of drive current (1.33 mA/μm), which is within reach of modern 
experimental capabilities. 
 
Index Terms— carbon nanotube (CNT), carbon-nanotube field-
effect transistor (CNFET or CNTFET), compact model, 
technology assessment, contact, tunneling. 
I. INTRODUCTION 
emiconducting single-walled carbon nanotube (CNT) field-
effect transistors (CNFETs) have shown promise for 
extending CMOS technology scaling into the sub-10-nm 
technology nodes [1-3] owing to CNTs’ near-ballistic carrier 
transport [4-5] and ultra-thin body (1-2 nm), which provides 
superior electrostatic control over the channel and enables 
further scaling of the gate length (Lg) below 10 nm [3,6]. While 
CNFETs have superior intrinsic electronic properties, they 
suffer from imperfections, such as the difficulty of acquiring 
extremely high-purity semiconducting CNTs [7], hysteresis of 
the current-voltage (I-V) characteristics [8], and variations of 
material and devices [9]. Techniques to overcome these 
imperfections at the system level have been reported in [10] at 
modest cost of area and energy consumption. 
In this paper, we focus on two specific issues: parasitic metal-
CNT contact resistance (Rc) and direct source-to-drain 
tunneling (SDT) current (ISDT)1. Obtaining low Rc between 
metals and low-dimensional materials has been recognized as 
one of the most challenging yet critical requirements for high 
performance transistors [11-12]. Furthermore, as Lg scales 
below 10 nm, ISDT may become significant and cause high 
leakage power [2,13-14]. While previous works employed 
rigorous yet computationally intensive modeling methods to 
study these issues [2,15], here we develop analytical models for 
Rc and ISDT in CNFETs and study their impacts on the device 
performance. This paper is organized as follows: models for Rc 
and ISDT calibrated to experiments and numerical simulations 
are described in Sections II and III, respectively. These extrinsic 
elements are then integrated with the intrinsic model developed 
in [16] based on the virtual-source (VS) approach to arrive at a 
complete VS-CNFET model; in Section IV, CNFET 
performance is evaluated at the 5-nm technology node 
corresponding to a contacted gate pitch Lpitch = 31 nm and metal-
1 pitch LM1 = 25.2 nm. By comparing the drive current against 
the 2013 International Technology Roadmap for 
Semiconductors (ITRS) target [17], requirements of CNT 
density for CNFETs is presented as a guide for technology 
development; in Section V, we discuss the assumptions of the 
model and analysis as well as suggestions for future 
experimental works. The models presented in this paer are 
calibrated to the data from experiments and numerical 
simulations based on non-equilibrium Green’s function (NEGF) 
quantum transport. Therefore, this work aims to provide 
realistic insight into the potentials and challenges of the CNFET 
technology. Due to the limited space, the complete derivation 
of all the equations is detailed in [31]; here we only discuss the 
physics and key results. 
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1These two challenges are not unique to CNFETs, but are also challenges of all 
scaled FETs. The simplicity of the CNT band structure makes this a model 
system for gaining insight into these challenges for other materials as well. 
  
II. PARASITIC RESISTANCE 
The CNFET parasitic resistance considered in this work 
consists of two components: the parasitic metal-CNT contact 
resistance (Rc) and the resistance in the source/drain (S/D) 
extensions (Rext), as illustrated in Fig. 1. In general, metal-CNT 
Rc is determined by three factors: Schottky barrier height (ϕb), 
interface quality (i.e. metal-CNT adhesion), and physical 
contact length (Lc). In [18], Fermi-level pinning is predicted to 
be insignificant in metal-CNT contacts and thus ϕb is 
proportional to the CNT band gap (Eg) [19]: 
p cc
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    (1) 
where Ep = 3 eV is the tight-binding parameter, acc = 0.142 nm 
is the carbon-carbon distance in CNTs, and d is the CNT 
diameter. Corrections to (1) could be made due to band gap 
renormalization as discussed in [16], but they do not alter the 
core of the model presented here. Chen et al. experimentally 
demonstrated an exponential increase in Rc with 1/d [20], 
attributed to the increase in ϕb; other authors showed that lower 
Rc can be achieved with Pd rather than Au contacts, despite their 
similar work functions [4,21]. This advantage is attributed to 
better wettability at the Pd-CNT interface, the importance of 
which was also clarified by a recent study with several contact 
metals [22]. In the models presented here we include the 
dependence of Rc on d, but not that of the interface wettability 
or adhesion (which could also be influenced by polymer residue 
from fabrication); the dependence of Rc on Lc was 
experimentally studied in [22-23] and can be 
phenomenologically modeled by the transmission line model 
[25]: 
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where LT is the current transfer length, RQ = h/(4q2) ≈ 6.5 kΩ is 
the quantum resistance of the CNT (lowest band, doubly 
degenerate with two spins), q is the elementary charge, h is 
Planck’s constant, λc is the charge carrier mean-free-path (MFP) 
in the CNT under the metal contact, and gc is the coupling 
conductance between the CNT and the metal contact. Note that 
in (2a), RQ is subtracted on the right-hand side because RQ is 
considered the intrinsic property associated with the interfaces 
between the 1D CNT channel with the metal S/D contacts [24]. 
As a result, Rc is a parasitic component. In [25], λc and gc are 
constant empirical parameters; whereas in this paper, gc is 
related to ϕb so as to account for the experimental observation 
of the increase in Rc as d decreases [20] by: 
 c co b 00exp /g g E         (3a) 
 b g m s/ 2E           (3b) 
where ϕm and ϕs are work functions of the contact metal and the 
CNT, respectively, and gco and E00 are empirical parameters. In 
analogy to the calculation of transmission coefficient through a 
metal-to-bulk-semiconductor Schottky contact [26], the E00 in 
(3a) characterizes the width of the energy barrier at metal-to-
bulk-semiconductor interface: the smaller the E00, the wider the 
barrier, and the more sensitive the gc to the ϕb. Note that (3b) is 
for p-type contacts. For n-type contacts, the (3b) should be 
modified to ϕb=Eg/2+(ϕm‒ϕs).  
There are three empirical parameters to be determined in (2) 
and (3): λc, gco, and E00. The extraction of these three parameters 
goes as follows: (i) the Rc calculated by (2) and (3) is included 
into the intrinsic current model described in [16] to generate the 
on-state current (Ion) compared against the data from [20] in Fig. 
2a. From the slope of Ion vs. 1/d, E00 = 32 meV is extracted; (ii) 
Eq. (2) is fitted to the Rc vs. Lc data from [23] in Fig. 2b, where 
λc = 380 nm and gc = 2 μS/nm are extracted (same as the result 
in [25]) for d = 1.2 nm with Pd as the contact metal; (iii) 
substituting ϕm = 5.1 eV for Pd, ϕs = 4.7 eV for intrinsic CNTs, 
Eg = 0.71 eV for d = 1.2 nm, and gc = 2 μS/nm into Eq. (3a) and 
(3b), gco = 0.49 μS/nm is obtained. In Fig. 2a, we observe that 
the Ion drops even faster as 1/d increases beyond a certain point 
(for the Al contact as example, the Ion decreases more rapidly as 
1/d > 1 nm-1). This “accelerated downturn” can be explained as 
follows: when 1/d is small and gc is large, LT << Lc in (2) and 
coth(Lc/LT) ≈ 1. Therefore, Rc increases with (1/gc)1/2  
exp[1/(2d)]; as 1/d increases and gc becomes small, LT >> Lc 
 
Fig. 1.  A representative gate-all-around CNFET structure used in the VS-
CNFET model with the critical dimensions, parasitic resistances and 
capacitances labeled. 
  
 
Fig. 2.  Parameter extraction for the metal-CNT contact resistance model: (a) 
Ion vs 1/d from [20] to extract E00 in (3a). (b) Rc vs Lc from [23] to extract λc 
and gc in Eq. (2). 
  
 
Fig. 3.  Contact resistance vs. (a) CNT diameter for different contact lengths 
and (b) contact lengths for different CNT diameters. 
  
  
and coth(Lc/LT) ≈ LT/Lc, and Rc increases with 1/gc  exp(1/d). 
This accelerated downturn is observed in both the experimental 
data and the model (2) and (3), which strengthens the validity 
of the Rc model. As shown in Fig. 3, in the region where Lc 
and/or d are small, Rc increases drastically, which severely 
degrades the drive current and can cause large variation in the 
presence of variations in Lc and d. The impact of Lc and d on the 
CNFET performance is discussed in Section IV.  
The other component Rext is derived from the one-
dimensional (1D) Landauer formula [24]: 
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where G is the CNT conductance at low fields, Lext is the length 
of the S/D extensions (see Fig. 1), Ec is the conduction band 
edge, EF is the Fermi level, E is the energy of free electrons 
referenced to Ec, f is the Fermi-Dirac distribution function, g(E) 
is the CNT density of states (DOS), nsd is the doping density in 
the S/D extensions, and λi is the carrier MFP in CNTs 
representing the aggregate effect of optical phonon and acoustic 
phonon scattering as introduced in [27]. RQ is subtracted from 
1/G in (4a) because G is the total conductance including the 
contact resistance, which has already been considered in the Rc 
model. Because λi has a complex expression [27], Eq. (4b) 
cannot be integrated analytically. Therefore, an empirical 
expression of Rext is employed here: 
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where Rext0, d, and n are the empirical fitting parameters. The 
form of (5) is inspired by the observations that: (i) for heavily 
doped CNTs, the carrier transport becomes more diffusive and 
thus Rext  Lext/nsd in a manner analogous to the Drude model; 
(ii) i is proportional to d according to [27]. Eq. (5) is then fitted 
to the numerical results given by (4) as shown in Fig. 4, where 
Rext0 = 35 , d = 2, and n = 2.1 are extracted. Eq. (5) agrees 
well with (4) at low nsd region but underestimates Rext at high 
nsd region. However, when nsd is large, Rext << Rc so the 
discrepancy is negligible. The dashed lines in Fig. 4 represent 
the results when i is a constant instead of being dependent on 
energy and CNT diameter. In such a case, Rext exhibits less 
sensitivity to d and higher sensitivity to nsd. 
III. TUNNELING LEAKAGE CURRENT   
According to the 2013 ITRS projections [17], the Lg of 
MOSFETs should eventually scale below 10 nm. At such a 
small Lg, quantum mechanical tunneling from the source to 
drain becomes appreciable. Several simulation works predicted 
that at Lg ≈ 5−10 nm, ISDT will become prominent and severely 
degrade the subthreshold swing (SS) of MOSFETs [2,13-14]. 
Nonetheless, observation of SDT has been reported only in a 
few experiments, e.g. a Si MOSFET with Lg = 8 nm, using 
temperature-dependent measurements [28]. Whether the 
ultimate scaling limit of Lg is set by ISDT is still not clear because 
of the lack of experimental evidence, and because the answer 
also depends on the precise geometry of the FET. However, to 
fully exploit the excellent electrostatic control of the ultra-thin 
CNTs, the Lg of CNFETs is likely to be aggressively scaled 
down until the leakage current becomes intolerable. It is thus 
important to develop a model that takes into account the impact 
of ISDT in the sub-10-nm technology nodes.  
Two tunneling mechanisms are considered here: SDT and 
band-to-band tunneling (BTBT) at the drain side. The SDT can 
be further divided into two parts: the intra-band SDT (intra-
SDT), the tunneling from conduction band (CB) to CB, and the 
inter-band SDT (inter-SDT), the tunneling from CB to valence 
band (VB) to CB. The BTBT is the tunneling from source VB 
to drain CB, as illustrated in Fig. 5. While n-type FETs are used 
as examples throughout this paper, the model can be easily 
applied to p-FETs by properly changing the polarity of the 
terminal voltages, due to the symmetry of the CNT CB and VB. 
All tunneling currents are computed by the 1D Landauer 
formula [24]: 
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Fig. 4. Comparison of the extension resistances vs. the doping density. The 
symbols are calculated by (4) numerically and the lines represent the analytical 
approximation of (5). The dashed lines are generated by assuming i in (4) is 
constant. 
  
 
Fig. 5. Illustration of the direct source-to-drain tunneling and the band-to-band 
tunneling mechanisms. xi and xo are the positions where the electrons “tunnel” 
in and out the energy barrier. 
  
 
Fig. 6. Conduction band profile calculated by the numerical simulation 
(circles) [30] and the three analytical models—RECT: a rectangular Ec profile; 
EXPS: two connected exponential functions given by (9); PIECE: a piecewise 
function given by (10). 
  
  
where Te is the tunneling probability, and Efs and Efd are Fermi 
levels at the source and the drain, respectively. Te is calculated 
by the Wentzel–Kramers–Brillouin (WKB) approximation [29]: 
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where κ is the imaginary wave vector in CNTs, υF ≈ 106 m/s is 
the Fermi velocity, x is the position along the CNFET channel, 
xi and xo are the positions where the electrons “tunnel” in and 
out the energy barrier, respectively (see Fig. 5).  Eq. (7) is then 
recast as following for the convenience of calculations: 
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To calculate Te, analytical models for Ec(x) are first discussed. 
The circles in Fig. 6 are the Ec profile calculated by the 
numerical simulation based on the NEGF quantum transport 
[30], which simulates a CNFET with a cylindrical gate-all-
around (GAA) device structure and heavily doped S/D 
extensions. Two features are observed in the simulated Ec 
profile: (i) a curvy profile around the top of Ec(x) and (ii) 
gradual tails extending into the S/D extensions. Three different 
analytical models of Ec(x) are examined here: (i) a rectangular 
profile (named RECT in Fig. 6); (ii) two connected exponential 
functions to model the curvy top of Ec(x) (named EXPS in Fig. 
6): 
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where u’s and v’s are fitting coefficients, λ is the electrostatic 
length scale discussed in [16], and Lof is an empirical parameter 
functioning like an extension of the Lg that captures the finite 
Debye length and the gate fringing field (see Fig. 6); (iii) a 
piecewise function to describe both the curvy top and the tails 
of Ec(x) (named PIECE in Fig. 6): 
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where a’s, b’s, c’s, λs, and λd are fitting coefficients. By 
substituting (9) and (10) into (8), Te can be calculated 
analytically. Derivation of the coefficients in (9) and (10) as 
well as the analytical expressions of Te in (8) are detailed in [31, 
Eq. (28)-(36)]. ISDT is then calculated by (6) numerically. 
ISDT calculated by the numerical simulation [30] is compared 
against the three different Ec(x) models individually in Fig. 7a-
c. As shown in Fig. 7a, the RECT model does not fit the data 
well in the high Vgs region (i.e. near-threshold), because it fails 
to capture the characteristic of the curvy top of Ec, resulting in 
an underestimate of ISDT; in the low Vgs region (i.e. deep 
subthreshold region), the RECT model overestimates ISDT due 
to the disregard of the tails of the Ec profile; in Fig. 7b, the 
EXPS model fits the data well at high Vgs but overestimates ISDT 
at low Vgs because it also fails to capture the tails; finally in Fig. 
7c, the PIECE model gives the best fitting result because it 
considers both the curvy top and the tails. However, the use of 
a piecewise function in (10) could potentially result in 
convergence issues when implemented in Verilog-A [32], 
because when a large-scale circuit is simulated in an 
environment like SPICE, extraordinarily large biases may be 
applied on the device terminals, which can potentially lead to 
discontinuities in (10). As a result, the EXPS model will be used 
to calculate ISDT in the following analysis. Although the EXPS 
model overestimates ISDT in the deep subthreshold region, it can 
still give accurate results in the subthreshold region and warn 
the user of an imminent significant impact of ISDT when the Lg 
becomes too short. Besides, the EXPS model is more 
computationally efficient. 
As shown in [33], the presence of ISDT significantly degrades 
the SS and increases the leakage power of CNFETs. To explore 
potential ways to lower ISDT, Figs. 8a and 8b illustrate how ISDT 
is affected by d, nsd, and the dielectric constant of the sidewall 
spacer kspa (see Fig. 1): (i) as shown in Fig. 8a, ISDT increases 
exponentially with d, because κ in (7) is proportional to Eg. By 
utilizing small-diameter CNTs, tunneling leakage can be 
effectively mitigated, but it also leads to lower drive current due 
to larger Rc, and lower carrier mobility and velocity [16]; (ii) a 
decrease of nsd from 1 nm-1 to 0.6 nm-1 can reduce ISDT by a 
factor of 3.5, because as nsd decreases, the CB edge at the source 
is raised relative to the Fermi level, and thus less carriers are 
available to tunnel from the source through the barrier to the 
drain (see the Fig. 8a inset). However, lower nsd gives higher 
Rext; (iii) as shown in the Fig. 8b inset, higher kspa results in 
stronger gate-to-extension fringe field and leads to a wider 
energy barrier. To model the effect of the fringe field caused by 
 
Fig. 7. Comparison of direct source-to-drain tunneling current between the numerical simulation [30] and the three models—(a) RECT: a rectangular Ec profile; 
(b) EXPS: Ec profile given by (9); and (c) PIECE: Ec profile given by (10)—for different gate lengths. d = 1nm is used. 
  
  
different kspa’s, Lof in (9) and implicitly in (10) is empirically 
related to kspa and the gate oxide thickness tox: 
  of spa ox0.0263 0.056L k t      (11) 
As shown in Fig. 8b, increasing kspa from 2 to 16 can reduce 
ISDT by a factor of 12 for Lg = 10 nm and d = 1 nm. However, 
increasing kspa also causes larger parasitic capacitances and 
degrades the circuit speed [34]. These results indicate that 
lowering ISDT may degrade the speed performance (i.e. increase 
delay), a manifestation of the energy-delay trade-offs. Note that 
(11) is a first-order approximation and the empirical 
coefficients are determined by fitting the ISDT model to the 
numerical simulation based on a GAA cylindrical structure [30] 
for different kspa and tox. While (11) could be changed for 
different device geometries, the trend should remain the same. 
The BTBT current (IBTBT) is modeled in a similar approach 
to ISDT, except that the Ec is modeled differently: 
  BTBT/c
xE x ue       (12) 
where u and λBTBT are fitting parameters. Eq. (12) is employed 
to model the decaying Ec profile at the gate-drain junction (see 
Fig. 5). Substituting (12) into (8) gives: 
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By changing variables, a closed-form expression of tb is 
obtained: 
 2b BTBT 1t             (14) 
where ζ = –2E/Eg – 1 (see [31] for detailed derivation). IBTBT is 
then obtained by integrating (6) numerically. The modeled IBTBT 
is compared against the numerical simulation in Fig. 9a and 9b. 
Similar to the discussion of the effect of gate-to-drain fringe 
fields when modeling ISDT, IBTBT is also a function of kspa: The 
higher the kspa, the stronger the fringe fields, the more gradual 
the Ec profile at the gate-drain junction, and the smaller the IBTBT. 
Empirically, λBTBT (nm) = 0.092kspa + 2.13 is determined by 
fitting the IBTBT model to the numerical simulation result. Note 
that phonon-assisted and trap-assisted tunneling [35] are not 
considered in this model, so IBTBT = 0 when Vds < Eg. In addition, 
since the tunneling model presented in this paper are calibrated 
to the NEGF-based numerical simulation with a relatively 
simple GAA cylindrical device structure [30] assuming ballistic 
transport, the model aims to provide a trend instead of accurate 
results. 
IV. CNFET PERFORMANCE ASSESSMENT 
The intrinsic elements of the VS-CNFET model introduced 
in [16] is then combined with the extrinsic elements described 
in Sections II and III to assess the CNFET design space and 
performance. A representative Id vs. Vgs curve given by the 
complete VS-CNFET model separately identifying the current 
components—thermionic emission, direct SDT, and BTBT 
currents—is shown in Fig. 10. It can be seen that tunneling 
currents can dominate over the thermionic emission current in 
the subthreshold region of a short-channel CNFET.  
In this section, we demonstrate the capability of the VS-
CNFET model by optimizing Lg, Lc, Lext, and CNT diameter to 
minimize the CNFET gate delay (τgate) and estimating the 
requirement for CNT density (ρcnt ≡ 1/s, where s is the spacing 
between CNTs. see Fig. 1) to meet the ITRS targets of drive 
current. For advanced CMOS technology, the dimensional 
scaling is no longer simply the scaling of Lg but a multi-variable 
optimization that targets a technology pacing objective. Fig. 11 
shows the dimensional scaling trend of major foundries as well 
as the projections down to the so-called 5-nm technology node 
by linear extrapolation. While foundries tend to scale the metal-
 
 
Fig. 8. (a) Direct source-to-drain tunneling current ISDT vs. CNT diameters for 
different doping density in S/D extensions. Inset: the source CB is raised as nsd 
decreases. (b) ISDT vs. Vgs for different spacer dielectric constants (kspa). 
Symbol: numerical simulation; Line: model. Inset: higher kspa results in 
stronger gate-to-extension fringe field, wider energy barrier, and lower ISDT. 
 
Fig. 9. Calibration of the BTBT current model to the numerical simulation [30] 
for different CNT diameters and spacer dielectric constants kspa. (a) IBTBT vs 
Vds for different diameters. (b) IBTBT vs kspa for different Vds’s. 
 
Fig. 10. A representative Id vs. Vgs of a CNFET with Lg = 8 nm and d = 1.3 nm, 
showing that the tunneling currents dominate over the thermionic emission 
current in the subthreshold region. 
  
1 pitch (LM1) and the contacted gate pitch (Lpitch, illustrated in 
Fig. 1) at different paces, the “geometric” pitch LGP ≡ 
(LM1⋅Lpitch)1/2 scales at a relatively consistent pace. Here we use 
this LGP to pace the advancement of logic technology. The 
CNFET performance is evaluated at the 5-nm node 
corresponding to LGP = 28.1 nm, LM1 = 25.2 nm, and Lpitch = 31.1 
nm; the “2023” node of the 2013 ITRS projections [17] is used 
as a reference point, which also predicts LM1 will be scaled 
down to 25.2 nm in 2023 for high performance logic. The 
corresponding ITRS parameters—supply voltage Vdd = 0.71 V, 
and EOT = 0.51 nm—are used as the inputs to the VS-CNFET 
model. Furthermore, a GAA device structure is assumed (see 
Fig. 1) in the following analysis. 
Under the constraint of a fixed Lpitch, trade-offs exists 
between Lg, Lc, and Lext at the device-level: (i) scaling down Lg 
helps to improve the device speed because of lower intrinsic 
capacitance and higher drive current, but also increases the off-
state current (Ioff, defined as the Id at Vgs = 0 and Vds = Vdd) and 
thus the static power. Hence there exists an optimal Lg to 
balance the speed and power consumption; (ii) Lc is preferred 
to be as long as possible in order to lower the Rc (ignoring the 
possible increase in the parasitic capacitance at the circuit-
level); (iii) scaling down Lext helps to reduce Rext but drastically 
increase the parasitic capacitance (Cpar). For CNFETs, Rext is 
negligible compared to Rc in general, so Lext is preferred to be 
large.  
In Fig. 12, Lg, Lc, and Lext are optimized under the constraints 
of Lpitch = 31 nm and Ioff = 100 nA/μm (by adjusting the flat-
band voltage Vfb) to minimize τgate ≡ (LgCinv+Cpar)∙Vdd/Ion, where 
Cpar is calculated by the analytical models of [36], in which the 
gate-to-extension fringe capacitance (Cof) and gate-to-contact 
capacitances (Cgtc) are considered (see Fig. 1). ρcnt = 100 
CNTs/μm is assumed. The optimal design is arrived at Lg = 11.7 
nm, Lc = 12.9 nm, and Lext = 3.2 nm. Because the optimization 
goal is to minimize τgate and Rc is the major limiter of the drive 
current, Lg is scaled down until Ioff becomes intolerable and Lext 
is scaled down until Cpar becomes too large, in order to save 
space for Lc. It is worthwhile noting that while the optimal 
design may vary as different parameters (e.g. CNT diameter) 
are used, the shape of the contour in Fig. 12 remains the same. 
It appears in Fig. 12 here that Lg cannot scale below 11 nm in 
order to keep Ioff > 100 nA/μm, mainly due to SDT. Since SDT 
highly depends on CNT diameter, the impact of CNT diameter 
is studied in Fig. 13: Fig. 13a shows Ion vs. Ioff for different 
diameters. A minimum Ioff for each d is observed by sweeping 
Vfb: as Vfb starts increasing, Ioff decreases exponentially because 
both thermionic emission and intra-SDT currents decrease; as 
Vfb further increases beyond a certain point, inter-SDT starts to 
increase and becomes dominant, so Ioff increases. The larger the 
diameter, the higher the Ioff. In addition, for small-diameter 
CNTs, reducing Vfb does not improve Ion effectively, because 
the Rc is so large that the Ion is dominated by the resistance of 
contacts rather than the channel. In Fig. 13b, we co-optimize 
CNT diameter, Lg, Lc, and Lext to minimize τgate under different 
constraints of Ioff. Each point along the curves has different 
optimized Lg, Lc, and Lext. The optimal diameter increases as the 
constraint of Ioff increases, indicating that large-diameter CNTs 
are suitable for high performance applications while small-
diameter CNTs are suitable for low power applications. 
In the discussion above, the CNTs are assumed to be 
perfectly aligned and equally spaced, and ρcnt = 100 CNTs/μm 
is assumed. This CNT density is within reach experimentally as 
suggested in recent reports: the highest ρcnt to date through 
chemical vapor deposition (CVD) is ≈ 30 CNTs/μm [37]; by 
using multiple CNT transfers, ρcnt ≈ 100 CNTs/μm was 
achieved [38]; although ρcnt > 500 CNTs/μm has been reported 
in [39] by assembling solution-based CNTs using the 
Langmuir-Schaefer method on a target substrate, the CNTs 
were not well-aligned and the measured Rc ≈ 3 MΩ/CNT, about 
100× the value reported in [23]. While high ρcnt has been 
reported in these works, the control of CNT pitch still remains 
 
Fig. 11. Dimensional scaling trend of major foundries collected from the 
published data (unit in nm). The “geometric” pitch is defined as (metal-1 pitch 
× contacted gate pitch)1/2. The dashed lines beyond the 16/14-nm node are 
projections by linearly extrapolation from the nodes over the last 10 years. 
 
Fig. 12. Optimization of the CNFET dimensions (Lg, Lc, and Lext) to minimize 
the gate delay under the constraints of Lpitch = 31 nm and Ioff = 100 nA/μm. ρcnt 
= 100 CNTs/μm and d = 1.2 nm are used. 
 
Fig. 13. Ion vs. Ioff for different diameters. The data points are generated by 
changing ΔVfb from –0.1 V to 0.1 V; the dashed lines represents the case when 
the tunneling current is turned off; the smaller Ion for small d is mainly due to 
the larger Rc. ρcnt = 100 CNTs/μm is assumed. 
  
to be a challenge. Variations in CNT pitch can degrade CNFET 
performance and reduce circuit yield. The issue of CNT 
variations has been discussed in [10] and is out of the scope of 
this paper. 
To estimate the ρcnt required for CNFETs to deliver enough 
drive current (assuming no variations), Fig. 14 shows Ion vs. ρcnt 
with a fixed Ioff = 100 nA/μm; d = 1.2 nm is used for the analysis 
because it is the diameter measured in the experiments that the 
model is calibrated to [16]; Lg = 11.7 nm and Lc = 12.9 nm are 
used according to the optimization result from Fig. 12. At Lc = 
12.9 nm, 2Rc ≈ 70 kΩ per CNT, and ρcnt ≈ 180 CNTs/μm is 
needed in order to meet the 2013 ITRS target of Ion = 1.33 
mA/μm (corresponding to LM1 = 25.2 nm); whereas when Rc 
can be reduced to zero, the required ρcnt can be lowered to 40 
CNTs/μm. 
V. DISCUSSION 
The analysis in Section IV exhibits the potential of scalability 
of CNFETs down to Lpitch = 31 nm and capability of delivering 
high drive current with on/off ratio > 104. It is important to 
review the assumptions made in the analysis: (i) the interface 
between the gate dielectric and the CNTs are assumed to be 
perfect, i.e. hysteresis of the I-V characteristics [8] is negligible, 
and the short-channel effect (e.g. SS degradation and DIBL) is 
determined purely by electrostatics. Recent progress in CNT-
dielectric interface includes the use of Y2O3 and LaO3 as gate 
dielectrics to reduce the interface traps [40-41] and interface 
passivation to alleviate the hysteresis [8,42]. (ii) The CNTs are 
assumed to be perfectly aligned and equally spaced. The 
imperfect alignment and variation in the CNT spacing result in 
delay variations and potential functional failures. Process 
techniques to achieve good CNT alignment have been 
improved over the years [43]; design techniques can be 
employed to overcome these imperfections at modest cost of 
area and energy consumption [10]. Nonetheless, improvement 
in the material is still strongly desired. (iii) The CNTs in a single 
device are assumed to be identical in diameter, carrier mobility 
and velocity. However, Cao et al. measured the distribution of 
CNT diameter and mobility [9], showing that the variations are 
not negligible. As these imperfections are considered, the 
projections described in Section IV need to be adjusted, but the 
general conclusion should remain unchanged (e.g. trade-off 
between contact resistance and tunneling currents due to the 
selection of CNT diameter).  
Since CNT diameter is shown to have great impact on Rc, 
ISDT, and thus the CNFET performance, we next revisit the 
model and discuss its validity. The dependence of Rc on d is 
characterized in (3) by E00, which can be viewed (loosely) as 
the inverse of the Schottky barrier width at the metal-CNT 
contacts. Smaller E00 leads to higher sensitivity of Rc to CNT 
diameter. In this paper, E00 = 32 meV is extracted from [20]. 
However, detailed experimental studies on the dependence of 
Rc on d are still lacking, and whether small-diameter CNTs will 
lead to such a large Rc (see Fig. 3) that the drive current of 
CNFETs becomes too small for practical applications needs to 
be verified by more careful investigation. On the other hand, 
though large-diameter CNTs can give lower Rc, it also causes 
high tunneling leakage current. As shown in Fig. 8, ISDT 
increases drastically as d increases. The model of tunneling 
currents developed in Section III is calibrated to the numerical 
simulation [30]. However, to date, only a few experimental 
works have observed ISDT in Si-MOSFET with Lg = 8 nm [28], 
and experimental observation of ISDT in CNFETs has not been 
reported yet. For a CNFET with Lg = 9 nm and d ≈ 1.3 nm, as 
reported in [3], ISDT is expected to be appreciable, but has not 
yet been clearly observed. One manifestation of ISDT is the 
degradation of inverse subthreshold slope (SS). Temperature-
dependent measurement of SS can be helpful to identify the 
existence of ISDT: if ISDT is not prominent, the SS will decrease 
as the temperature goes down; if ISDT is significant, the SS will 
not decrease but remain relatively unchanged as the 
temperature goes down, as described in [28]. Since large-
diameter CNTs can provide higher drive current, research on 
whether the tunneling current in scaled CNFETs is tolerable or 
not is of crucial importance, and temperature-dependent 
measurement is suggested to be an effective means to identify 
the existence of ISDT. 
VI. CONCLUSION 
We present data-calibrated analytical models for metal-CNT 
contact resistance, direct source-to-drain and band-to-band 
tunneling leakage currents in CNFETs, which are integrated 
with the intrinsic model elements to arrive at a complete 
CNFET model for performance assessment. We predict that a 
density of 180 CNTs/μm is required to meet the ITRS targets of 
off-state and on-state currents at the 5-nm technology node 
corresponding to 25.2 nm metal-1 pitch and 31 nm contacted 
gate pitch assuming no variations; in contrast, a density of 40 
CNTs/μm would be enough if the parasitic contact resistance 
can be eliminated. Experimental demonstrations of >100 
CNTs/μm are available today [38], but whether these are 
sufficient for highly scaled CNFETs remains to be seen, 
depending on Rc optimization and diameter selection, as 
discussed in this study. In-depth study of Rc and its dependence 
on d is highly desirable in order to identify further device design 
points for CNFET technology in the sub-10-nm nodes. 
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